![]() |
CiteULike | ![]() |
fernand0's CiteULike | ![]() |
![]() |
|
![]() |
Register | ![]() |
Log in | ![]() |
Evaluating order of circuits for deadlock avoidance in a flexible manufacturing systemAmerican Control Conference, 2003. Proceedings of the 2003, Vol. 5 (2003), pp. 3679-3683 vol.5.
|
Reviews
[Write a review of this article]
Find related articles from these CiteULike users
Find related articles with these CiteULike tags
Posting History
AbstractCircuits and knots in the diagraph model of a manufacturing system are the rudimentary causes of deadlocks - a type of deadlock that is difficult to detect. A new deadlock avoidance algorithm that dynamically evaluates the order of circuits is presented. The algorithm is highly permissive since the order evaluation captures more parts flow dynamics, especially when there exist multiple knots in the diagraph model. It also runs in polynomial time once the set of circuits of the diagraph is given. Simulation results are provided to illustrate the application of the algorithm.
BibTeX record
RIS record