The directory-based cache coherence protocol for the DASH multiprocessor Export

@inproceedings{citeulike:3561746, abstract = {DASH is a scalable shared-memory multiprocessor currently being developed at Stanford's Computer Systems Laboratory. The architecture consists of powerful processing nodes, each with a portion of the shared-memory, connected to a scalable interconnection network. A key feature of DASH is its distributed directory-based cache coherence protocol. Unlike traditional snoopy coherence protocols, the DASH protocol does not rely on broadcast; instead it uses point-to-point messages sent between the processors and memories to keep caches consistent. Furthermore, the DASH system does not contain any single serialization or control point. While these features provide the basis for scalability, they also force a reevaluation of many fundamental issues involved in the design of a protocol. These include the issues of correctness, performance and protocol complexity. In this paper, we present the design of the DASH coherence protocol and discuss how it addresses the above issues. We also discuss our strategy for verifying the correctness of the protocol and briefly compare our protocol to the IEEE Scalable Coherent Interface protocol.}, address = {New York, NY, USA}, author = {Lenoski, Daniel and Laudon, James and Gharachorloo, Kourosh and Gupta, Anoop and Hennessy, John}, booktitle = {ISCA '90: Proceedings of the 17th annual international symposium on Computer Architecture}, citeulike-article-id = {3561746}, citeulike-linkout-0 = {http://portal.acm.org/citation.cfm?id=325164.325132}, citeulike-linkout-1 = {http://dx.doi.org/10.1145/325164.325132}, doi = {10.1145/325164.325132}, isbn = {0-89791-366-3}, keywords = {cache, coherence}, location = {Seattle, Washington, United States}, pages = {148--159}, posted-at = {2008-11-17 21:19:31}, priority = {2}, publisher = {ACM}, title = {The directory-based cache coherence protocol for the DASH multiprocessor}, url = {http://dx.doi.org/10.1145/325164.325132}, year = {1990} }

TY - CONF ID - citeulike:3561746 L3 - citeulike-article-id:3561746 N2 - DASH is a scalable shared-memory multiprocessor currently being developed at Stanford's Computer Systems Laboratory. The architecture consists of powerful processing nodes, each with a portion of the shared-memory, connected to a scalable interconnection network. A key feature of DASH is its distributed directory-based cache coherence protocol. Unlike traditional snoopy coherence protocols, the DASH protocol does not rely on broadcast; instead it uses point-to-point messages sent between the processors and memories to keep caches consistent. Furthermore, the DASH system does not contain any single serialization or control point. While these features provide the basis for scalability, they also force a reevaluation of many fundamental issues involved in the design of a protocol. These include the issues of correctness, performance and protocol complexity. In this paper, we present the design of the DASH coherence protocol and discuss how it addresses the above issues. We also discuss our strategy for verifying the correctness of the protocol and briefly compare our protocol to the IEEE Scalable Coherent Interface protocol. CY - Seattle, Washington, United States SN - 0-89791-366-3 AD - New York, NY, USA EP - 159 TI - The directory-based cache coherence protocol for the DASH multiprocessor PB - ACM T2 - ISCA '90: Proceedings of the 17th annual international symposium on Computer Architecture SP - 148 KW - cache KW - coherence AU - Lenoski, Daniel AU - Laudon, James AU - Gharachorloo, Kourosh AU - Gupta, Anoop AU - Hennessy, John PY - 1990/// UR - http://dx.doi.org/10.1145/325164.325132 ER -