CiteULike is a free online bibliography manager. Register and you can start organising your references online.

Parallel Implementation of Cholesky LL T -Algorithm in FPGA-Based Processor Export

Parallel Processing and Applied Mathematics (2008), pp. 137-147.

Citation Format

[Posts]

View FullText article


mmuecke's tags for this article

fixedpoint fpgasupercomputing linear_algebra matrix

X Reviews [Write a review of this article]

X Find related articles from these CiteULike users

X Find related articles with these CiteULike tags

X Posting History

X Abstract

The fixed-size processor array architecture, which is intended for realization of matrix LL T -decomposition based on Cholesky algorithm, is proposed. In order to implement this architecture in modern FPGA devices, the arithmetic unit (AU) operating in the rational fraction arithmetic is designed. The AU is intended for configuring in the Xilinx Virtex4 FPGAs, and its hardware complexity is much less than the complexity of similar AUs operating with floating-point numbers.


X BibTeX record

X RIS record


Privacy Statement | Terms & Conditions
CiteULike organises scholarly (or academic) papers or literature and provides bibliographic (which means it makes bibliographies) for universities and higher education establishments. It helps undergraduates and postgraduates. People studying for PhDs or in postdoctoral (postdoc) positions. The service is similar in scope to EndNote or RefWorks or any other reference manager like BibTeX, but it is a social bookmarking service for scientists and humanities researchers.