Quality-of-service and error control techniques for mesh-based network-on-chip architectures Export

@article{citeulike:5251325, abstract = {Network-on-a-chip (NoC) has been proposed as a solution for addressing the design challenges of future high-performance system-on-chip architectures in the nanoscale regime. Many real-time applications require input data that arrives with low delay jitter. Such communication traffic can only be supported by incorporating multiple levels of service in the interconnection network. Further, as technology scales toward deep submicron, on-chip interconnects are becoming more and more sensitive to noise sources such as power supply noise, crosstalk, and radiation induced effects, that are likely to reduce the reliability of data. Hence, effective error control schemes are required for ensuring data integrity. This paper addresses two important aspects of NoC architectures, quality of service and error control schemes and makes the following contributions: (i) it presents techniques for supporting guaranteed throughput (for low delay jitter traffic) and best-effort traffic quality levels in NoC router, (ii) it presents architectures for integrating error control schemes in the NoC router architecture, and (iii) it presents cycle accurate power and performance models of the two architecture enhancements for a mesh based NoC architecture.}, author = {Vellanki, P. and Banerjee, N. and Chatha, K.}, citeulike-article-id = {5251325}, citeulike-linkout-0 = {http://dx.doi.org/10.1016/j.vlsi.2004.07.009}, citeulike-linkout-1 = {http://linkinghub.elsevier.com/retrieve/pii/S0167926004000550}, doi = {10.1016/j.vlsi.2004.07.009}, issn = {01679260}, journal = {Integration, the VLSI Journal}, keywords = {fault-tolerance, interconnect, reliability, transient-faults}, month = {January}, number = {3}, pages = {353--382}, posted-at = {2009-07-24 15:50:56}, priority = {2}, title = {Quality-of-service and error control techniques for mesh-based network-on-chip architectures}, url = {http://dx.doi.org/10.1016/j.vlsi.2004.07.009}, volume = {38}, year = {2005} }

TY - JOUR ID - citeulike:5251325 L3 - citeulike-article-id:5251325 N2 - Network-on-a-chip (NoC) has been proposed as a solution for addressing the design challenges of future high-performance system-on-chip architectures in the nanoscale regime. Many real-time applications require input data that arrives with low delay jitter. Such communication traffic can only be supported by incorporating multiple levels of service in the interconnection network. Further, as technology scales toward deep submicron, on-chip interconnects are becoming more and more sensitive to noise sources such as power supply noise, crosstalk, and radiation induced effects, that are likely to reduce the reliability of data. Hence, effective error control schemes are required for ensuring data integrity. This paper addresses two important aspects of NoC architectures, quality of service and error control schemes and makes the following contributions: (i) it presents techniques for supporting guaranteed throughput (for low delay jitter traffic) and best-effort traffic quality levels in NoC router, (ii) it presents architectures for integrating error control schemes in the NoC router architecture, and (iii) it presents cycle accurate power and performance models of the two architecture enhancements for a mesh based NoC architecture. IS - 3 JF - Integration, the VLSI Journal SN - 01679260 EP - 382 TI - Quality-of-service and error control techniques for mesh-based network-on-chip architectures VL - 38 SP - 353 KW - fault-tolerance KW - interconnect KW - reliability KW - transient-faults AU - Vellanki, P AU - Banerjee, N AU - Chatha, K PY - 2005/01// UR - http://dx.doi.org/10.1016/j.vlsi.2004.07.009 ER -