Using advanced compiler technology to exploit the performance of the Cell Broadband Engine™ architecture Export

@article{cell:eichenberger:2006, abstract = {The continuing importance of game applications and other numerically intensive workloads has generated an upsurge in novel computer architectures tailored for such functionality. Game applications feature highly parallel code for functions such as game physics, which have high computation and memory requirements, and scalar code for functions such as game artificial intelligence, for which fast response times and a full-featured programming environment are critical. The Cell Broadband Engine™ architecture targets such applications, providing both flexibility and high performance by utilizing a 64-bit multithreaded PowerPC® processor element (PPE) with two levels of globally coherent cache and eight synergistic processor elements (SPEs), each consisting of a processor designed for streaming workloads, a local memory, and a globally coherent DMA (direct memory access) engine. Growth in processor complexity is driving a parallel need for sophisticated compiler technology. In this paper, we present a variety of compiler techniques designed to exploit the performance potential of the SPEs and to enable the multilevel heterogeneous parallelism found in the Cell Broadband Engine architecture. Our goal in developing this compiler has been to enhance programmability while continuing to provide high performance. We review the Cell Broadband Engine architecture and present the results of our compiler techniques, including SPE optimization, automatic code generation, single source parallelization, and partitioning.}, author = {Eichenberger, A. E. and O'Brien, J. K. and O'Brien, K. M. and Wu, P. and Chen, T. and Oden, P. H. and Prener, D. A. and Shepherd, J. C. and So, B. and Sura, Z. and Wang, A. and Zhang, T. and Zhao, P. and Gschwind, M. K. and Archambault, R. and Gao, Y. and Koo, R.}, citeulike-article-id = {523410}, citeulike-linkout-0 = {http://www.research.ibm.com/journal/sj/451/eichenberger.html}, journal = {IBM Systems Journal}, keywords = {cell, compiler}, number = {1}, pages = {59--84}, posted-at = {2006-02-27 14:07:28}, priority = {2}, title = {Using advanced compiler technology to exploit the performance of the Cell Broadband Engine™ architecture}, url = {http://www.research.ibm.com/journal/sj/451/eichenberger.html}, volume = {45}, year = {2006} }

TY - JOUR ID - cell:eichenberger:2006 L3 - citeulike-article-id:523410 N2 - The continuing importance of game applications and other numerically intensive workloads has generated an upsurge in novel computer architectures tailored for such functionality. Game applications feature highly parallel code for functions such as game physics, which have high computation and memory requirements, and scalar code for functions such as game artificial intelligence, for which fast response times and a full-featured programming environment are critical. The Cell Broadband Engine™ architecture targets such applications, providing both flexibility and high performance by utilizing a 64-bit multithreaded PowerPC® processor element (PPE) with two levels of globally coherent cache and eight synergistic processor elements (SPEs), each consisting of a processor designed for streaming workloads, a local memory, and a globally coherent DMA (direct memory access) engine. Growth in processor complexity is driving a parallel need for sophisticated compiler technology. In this paper, we present a variety of compiler techniques designed to exploit the performance potential of the SPEs and to enable the multilevel heterogeneous parallelism found in the Cell Broadband Engine architecture. Our goal in developing this compiler has been to enhance programmability while continuing to provide high performance. We review the Cell Broadband Engine architecture and present the results of our compiler techniques, including SPE optimization, automatic code generation, single source parallelization, and partitioning. IS - 1 JF - IBM Systems Journal EP - 84 TI - Using advanced compiler technology to exploit the performance of the Cell Broadband Engine™ architecture VL - 45 SP - 59 KW - cell KW - compiler AU - Eichenberger, AE AU - O'Brien, JK AU - O'Brien, KM AU - Wu, P AU - Chen, T AU - Oden, PH AU - Prener, DA AU - Shepherd, JC AU - So, B AU - Sura, Z AU - Wang, A AU - Zhang, T AU - Zhao, P AU - Gschwind, MK AU - Archambault, R AU - Gao, Y AU - Koo, R PY - 2006/// UR - http://www.research.ibm.com/journal/sj/451/eichenberger.html ER -